
Combining Interval Arithmetic and Three-Valued Temporal Logics for the Verification of Analog Systems



Dependable Adaptive Systems and Mathematical Modeling

R. Gentilini, K. Schneider, **A. Dreyer**

TU Kaiserslautern
Reaktive Systeme
Fachbereich Informatik

**Fraunhofer-Institut für
Techno- und
Wirtschaftsmathematik**



10. Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen"

Erlangen, 5. – 7. Mrz 2007



Fraunhofer Institut
Techno- und
Wirtschaftsmathematik

Symbolic Approximation using Simulations





Symbolic equations

- 27 equations
- 17 parameters

$$\begin{aligned}
 &I_{B,Q1} - I_{B,Q2} - I_{B,Q3} = -I_B \\
 &I_{B,Q1} + I_{B,Q2} + I_{B,Q3} = I_B \\
 &I_{B,Q1} + I_{B,Q2} + I_{B,Q3} = 0 \\
 &I_{B,Q1} + I_{B,Q2} = -I_B \\
 &I_{B,Q1} - I_{B,Q2} = 0 \\
 &-I_{B,Q1} - I_{B,Q2} - I_{B,Q3} = 0 \\
 &I_{B,Q1} = I_{B,Q2} \\
 &-I_{B,Q1} - I_{B,Q2} = I_{B,Q3} \\
 &I_{Q1} = V_1 G_{M1} + \left(-1 + e^{\frac{V_1 - V_{BE}}{V_T}}\right) I_{B,Q1} - \left(1 + \frac{1}{\beta_{Q1}}\right) \left(1 - V_2 + V_3\right) G_{M1} + \left(-1 + e^{\frac{V_2 - V_{BE}}{V_T}}\right) I_{B,Q1} \\
 &I_{Q2} = V_2 G_{M2} + \left(-1 + e^{\frac{V_2 - V_{BE}}{V_T}}\right) I_{B,Q2} - \left(1 + \frac{1}{\beta_{Q2}}\right) \left(1 - V_1 + V_3\right) G_{M2} + \left(-1 + e^{\frac{V_1 - V_{BE}}{V_T}}\right) I_{B,Q2} \\
 &-I_{B,Q1} - I_{B,Q2} - I_{B,Q3} = 0 \\
 &I_{B,Q1} = I_{B,Q2} \\
 &-I_{B,Q1} - I_{B,Q2} = I_{B,Q3} \\
 &I_{Q3} = (V_3 - V_4) G_{M3} + \left(-1 + e^{\frac{V_3 - V_{BE}}{V_T}}\right) I_{B,Q3} - \left(1 + \frac{1}{\beta_{Q3}}\right) \left(1 - V_1 + V_2\right) G_{M3} + \left(-1 + e^{\frac{V_1 - V_{BE}}{V_T}}\right) I_{B,Q3} \\
 &I_{Q4} = (V_3 - V_4) G_{M4} + \left(-1 + e^{\frac{V_3 - V_{BE}}{V_T}}\right) I_{B,Q4} - \left(1 + \frac{1}{\beta_{Q4}}\right) \left(1 - V_1 + V_2\right) G_{M4} + \left(-1 + e^{\frac{V_1 - V_{BE}}{V_T}}\right) I_{B,Q4} \\
 &-I_{B,Q1} - I_{B,Q2} - I_{B,Q3} = 0 \\
 &I_{B,Q1} = I_{B,Q2} \\
 &-I_{B,Q1} - I_{B,Q2} = I_{B,Q3} \\
 &I_{Q3} = (V_3 - V_4) G_{M3} + \left(-1 + e^{\frac{V_3 - V_{BE}}{V_T}}\right) I_{B,Q3} - \left(1 + \frac{1}{\beta_{Q3}}\right) \left(1 - V_1 + V_2\right) G_{M3} + \left(-1 + e^{\frac{V_1 - V_{BE}}{V_T}}\right) I_{B,Q3} \\
 &I_{Q4} = (V_3 - V_4) G_{M4} + \left(-1 + e^{\frac{V_3 - V_{BE}}{V_T}}\right) I_{B,Q4} - \left(1 + \frac{1}{\beta_{Q4}}\right) \left(1 - V_1 + V_2\right) G_{M4} + \left(-1 + e^{\frac{V_1 - V_{BE}}{V_T}}\right) I_{B,Q4} \\
 &-I_{B,Q1} - I_{B,Q2} - I_{B,Q3} = 0 \\
 &I_{B,Q1} = I_{B,Q2} \\
 &-I_{B,Q1} - I_{B,Q2} = I_{B,Q3} \\
 &I_{Q3} = V_3 G_{M3} + \left(-1 + e^{\frac{V_3 - V_{BE}}{V_T}}\right) I_{B,Q3} \\
 &I_{Q4} = V_4 G_{M4} + \left(-1 + e^{\frac{V_4 - V_{BE}}{V_T}}\right) I_{B,Q4} \\
 &V_1 = V_{BE} = V_{BQ1} \\
 &V_2 = V_{BE}
 \end{aligned}$$



Symbolic Approximation using Simulations



Symbolic equations



- 27 equations
- 17 parameters

Reduced equations

- 4 equations
- 7 parameters

$$\begin{aligned}
 -I_{in} + e^{\frac{v_3 - v_5}{V_T}} I_{SQ2} &= 0 \\
 I_B - e^{\frac{v_5}{V_T}} I_{SQ1} &= 0 \\
 i_{vLoad} - e^{\frac{v_3 - v_4}{V_T}} I_{SQ3} &= 0 \\
 i_{vLoad} - e^{\frac{v_4}{V_T}} I_{SQ4} &= 0
 \end{aligned}$$

Symbolic Approximation using Simulations



Symbolic equations

- 27 equations
- 17 parameters

Reduced equations


- 4 equations
- 7 parameters

Explicit formula

$$i_{vload}^{simple} = \sqrt{\frac{I_{S_{Q3}} I_{S_{Q4}}}{I_{S_{Q1}} I_{S_{Q2}}}} \sqrt{I_B} \sqrt{I_{in}}$$


Parameter Tolerances using Interval Arithmetic

- Simulations ensure validity for discrete settings only



$$V_0 = 1 \text{ V} \qquad R_1 = 10 \Omega \qquad R_2 = 100 \Omega$$
$$V_2 = \frac{V_0}{R_1/R_2 + 1} \approx 0.909 \text{ V}$$

Parameter Tolerances using Interval Arithmetic



- Simulations ensure validity for discrete settings only
- Interval-valued computations can verify properties for domains

$$V_0 = 1 \text{ V} \pm 10\%, R_1 = 10\Omega \pm 10\%, R_2 = 100\Omega \pm 10\%,$$

$$V_2 = \frac{V_0}{R_1/R_2 + 1} \approx 0.909 \text{ V}$$

$$V_2 \in \frac{[0.9, 1.1]}{[9, 11]/[90, 110] + 1} = [0.80, 1.02]$$

Validation of Symbolic Approximations

Compare different accuracy levels

$$i_{vload} \approx i_{vload}^{simple} ?$$

$$i_{vload} = \frac{\sqrt{I_{sQ3}I_{sQ4}((0.025I_{sQ3}I_{sQ4}-I_{sQ2}I_{sQ1})10^{-2}I_{in}^2+I_{sQ1}I_{sQ2}I_BI_{in})-5\cdot 10^{-3}I_{in}I_{sQ3}I_{sQ4}}}{I_{sQ1}I_{sQ2}}$$

$$i_{vload}^{simple} = \sqrt{\frac{I_{sQ3}I_{sQ4}}{I_{sQ1}I_{sQ2}}} \sqrt{I_B} \sqrt{I_{in}}$$

Example

For $I_{sQi} = 10^{-16}\text{A}$, $I_{in}/1\text{mA} \in [0.2, 0.3]$, and $I_B/1\text{mA} \in [0.1, 0.2]$ interval techniques **prove**

$$|(i_{vload} - i_{vload}^{simple})/i_{vload}| < 2.5\%$$



Formal Verification of Analog Circuits

**Motivation:
Simulation vs.
Formal Verification**


Formal verification techniques aim at:

- Verifying system properties **before manufacturing**
- **Automated** verification process
- Coping with the **variability** of parameters and input signals



Model Checking Verification Technique

Established technique for




Verification of **discrete finite systems**.

Properties stated via a temporal logic language are verified:

- completely **automated**,
- on **any computational path** of the graph-modeled system

Model Checking Verification Technique

Established technique for



Natural extension

Verification of **discrete finite systems**.

Properties stated via a temporal logic language are verified:

- completely **automated**,
- on **any computational path** of the graph-modeled system

Extending the model checking technique to analog circuits involves the **extraction of some discrete approximation** of the infinite graph underlying the evolution of an analog circuit.

Model Checking of Analog Properties

Two major issues

To be considered for obtaining an effective verification technique:

- need of **adequate languages** to formulate analog properties,
- need of formal tools to **ensure preservation** results from the abstraction to the analog model.



CTL_f: Language for Modeling of Analog Properties

Enrichment of classical CTL

Allows *basic formulæ* to state the membership in boxes of values given by arbitrary elementary functional relations.



CTL_f: Language for Modeling of Analog Properties

Enrichment of classical CTL

Allows *basic formulæ* to state the membership in boxes of values given by arbitrary elementary functional relations.

CTL_f Syntax

Let $X = \{x_1, \dots, x_n\}$ be a finite set of real-valued variables.


The set of CTL_f formulæ is defined according to

$$\begin{aligned} \phi ::= & f(x_{i_1}, \dots, x_{i_m}) \triangleright I && \text{basic formulæ testing} \\ & \neg\phi \mid \phi \vee \phi && \text{membership in box } I \\ & E\phi U\phi \mid A\phi U\phi && \text{(Boolean combinators)} \\ & && \text{(temporal combinators \& path quantifiers)} \end{aligned}$$

where $1 \leq i_1 \leq \dots \leq i_m \leq n$, $f : \mathbb{R}^m \mapsto \mathbb{R}^p$ is an arbitrary composition of elementary functions, I is a box in \mathbb{IR}^p .



Back to the Example



- In the **square root function block** property (1) holds:

$$I_0 = \beta \sqrt{I_I} \sqrt{I_B} , \quad (1)$$


- CTL_f formula encoding property (1):

$$AG((I_0 - \beta \sqrt{I_I} \sqrt{I_B}) \triangleright [-\delta, +\delta]) \quad (2)$$

Three-valued CTL_f Model Checking on Analog Circuits

Box-modal abstractions

We use *interval arithmetic* to provide a **three-valued semantics** to our CTL_f logic on suitable abstraction of the state space of analog circuits.



→ MUST EDGES


→ MAY EDGES

Three-valued CTL_f Model Checking on Analog Circuits

Box-modal abstractions

We use *interval arithmetic* to provide a **three-valued semantics** to our CTL_f logic on suitable abstraction of the state space of analog circuits.

Three-valued semantics



→ MUST EDGES

→ MAY EDGES

A natural choice since the value of our CTL_f formulae could be indefinite on abstract states (boxes).


Construction of **may**- and **must**-paths in the abstraction.

Three-valued CTL_f Model Checking on Analog Circuits

Box-modal abstractions

We use *interval arithmetic* to provide a **three-valued semantics** to our CTL_f logic on suitable abstraction of the state space of analog circuits.

Three-valued semantics



→ MUST EDGES
→ MAY EDGES

A natural choice since the value of our CTL_f formulae could be indefinite on abstract states (boxes).

Construction of **may**- and **must**-paths in the abstraction.

Fundamental Preservation Result

Any formula stated true/false on the discrete abstraction can be trusted against the original system.

Summary

Motivation

- Verification of analog approximations



Summary

Motivation

- Verification of analog approximations

Methods

- Enrichment of classical CTL for analog properties
- Combination of three-valued logic and interval-valued evaluation
- Fundamental preservation result



Summary

Motivation

- Verification of analog approximations

Methods

- Enrichment of classical CTL for analog properties
- Combination of three-valued logic and interval-valued evaluation
- Fundamental preservation result

Outlook

- Application to real-world examples
- Integration in/coupling of the symbolic analysis tool **Analog Insydes** for analog circuits and formal verification tool **Averest**

